Abstract-Over the years different interpretations of Rent's rule and different ways of estimating the Rent parameters have emerged. In general, these parameters are extracted from the average terminal-gate relationship for a set of circuit modules. We show that this relationship (the Rent characteristic) strongly depends on the definition of the circuit modules. These can be generated in many different ways, either from the topology of the circuit graph or, in a geometric way, by cutting regions from a circuit layout. The resulting Rent parameters can be quite far apart. This paper discusses the fundamental differences between the topological and the two geometric interpretations of the Rent characteristic that are expected to be most appropriate for current wirelength estimation techniques. Our discussion is based on experimental data, as well as on a theoretical model that can be used to estimate certain geometric Rent characteristics from the topological Rent parameters. Using this model, we derive a theoretical lower limit to the value of the average geometric Rent exponent. We also study the impact of the placement approach and placement quality on the geometric Rent characteristics.
I. INTRODUCTION
Landman and Russo's paper [11] is probably the most frequently cited paper in the context of circuit interconnect prediction, targeting important properties such as wirelength distribution and average wirelength. These authors used a hierarchical partitioning of a circuit into modules, so as to obtain a good placement leading to low wirelengths. This partitioning minimizes the module terminal count, as well as the maximal module size. For the resulting partitionings, they plotted of the average terminal count versus the average module size, and found a relationship that could be approximated by a power law
where T is the number of terminals required to connect a module to the remainder of the circuit and G is the number of gates in that module. They called this power law Rent's rule and the coefficient t and exponent p are now generally referred to as the Rent coefficient and the Rent exponent, respectively. However, as Landman and Russo described, the relationship between the average module size and module pin count is more complex than the simple power law expressed by Rent's rule. Indeed, it usually applies only to module sizes well below the overall circuit size (Figure 1 ). The range of module sizes for which (1) is a good approximation is called region I. Landman sponding to large module sizes and referred to this region as region II.
Since that time, other researchers have studied the terminalgate relationship of circuit modules. A third region, corresponding to small module sizes, was identified [14] , [15] and other analytical models were proposed [3] . For some circuits, there hardly remains a region between regions II and III where Rent's rule applies. Therefore, as is done in [18], we will mainly consider the entire terminal-gate relationship or the Rent characteristic
In this paper, we make a comparison of various techniques that are currently used to derive terminal-gate relationships. We show that, for a given circuit, indeed many different Rent characteristics exist. These can be purely topological (based only on the circuit graph) or geometric (based on a circuit layout). Hence, the notion of a Rent characteristic only makes sense in combination with the way in which it was obtained. We identify one topological and two geometric Rent characteristics that promise to be appropriate for current wirelength estimation techniques. Based on both a theoretical framework and experimental results, we will offer new insights on these characteristics. In particular, we will show that average geometric Rent characteristics are systematically higher than the topological characteristics, and derive a theoretical lower bound of 0.5 (for 2D placements) to the average geometric Rent exponent. We also investigate the main causes of difference between both geometric characteristics by considering the impact of the module selection and of different placement strategies and placement quality. The remainder of the paper is organized as follows. In Section II, we discuss different approaches for module generation and identify the three types of Rent characteristic that are studied in this paper. The theoretical framework and experimental setup that will form the basis of our discussion are presented in Sections III and IV, respectively. In Section V the comparison between the topological and average geometric Rent characteristics is made, while Section VI focuses on the differences between both geometric characteristics. Section VII contains the conclusions.
II. DIFFERENT APPROACHES TO MODULE GENERATION
Since its introduction, the Rent characteristic-or more often a parameterized analytical expression derived from it-has been used in different ways for the a priori estimation of certain circuit layout parameters such as wirelength distribution, average wirelength, power dissipation or routing requirements. To determine its Rent characteristic, a collection of modules of different size must be created from the circuit and their number of pins counted.
In 1999 (at the first SLIP workshop [1]) it became clear that, over the years, two fundamentally different approaches to module generation had evolved [4] . While some researchers had focused on the geometric aspect of module generation [6] , [12] , using layout partitioning or generally layout regions to generate the data points of a Rent plot, others continued to generate their modules by directly partitioning the circuit graph according to a pin minimization criterion [7] , [15] . Both approaches are linked to quite different wirelength estimation techniques. But more importantly, they were found to result in different Rent characteristics and thus in different values of the Rent parameters. Furthermore, even within the graph-based (topological) as well as the layout-based (geometric) interpretations of the Rent characteristic, modules can be created in many different ways. Figure 2 shows some topological Rent characteristics for the ispd98 benchmark circuit ibm01, resulting from different module generation approaches. Purely topological strategies include hierarchical partitioning and clustering, using different optimization criteria. The partitioning or clustering algorithm that is used turns out to affect the resulting Rent characteristic. In fact, in [8] , this was used as a the basis for comparing different partitioning algorithms. Likewise, layout based Rent characteristics are clearly affected by both the placement algorithm and the module generation mechanism (e.g., module shape has a significant impact, [5] ). With some module generation methods, we may even choose between taking averages over overlapping modules, or restricting ourselves to strict partitionings of the circuit into disjoint modules.
It turns out that all curves in Figure 2 show the typical features of a Rent characteristic: they more or less follow a power law, usually with deviations for small and large module sizes. 1 However, the curves themselves are clearly not the same, and the Rent parameters extracted from them are quite different (Table  I) . It follows that the concept of Rent characteristic is inseparably linked to the way in which the modules were created and used in averaging.
From a theoretical point of view, it can be very interesting to study the different ways of module generation and the relationship between the resulting curves. In the context of interconnect prediction techniques, however, it is important to use a Rent characteristic obtained from the same kind of modules that is used in the wirelength distribution estimation method. To that end, in this paper, we discuss three types of Rent characteristics that are believed to be most appropriate for current wirelength estimation models. Donath's model and the improvements made to it by Stroobandt [7] , [15] were based on a model for the placement process that recursively partitions the circuit graph as well as the layout substrate, each time assigning every circuit module to a layout region. The wirelength distribution then follows from the placement so obtained, taking into account the corresponding module pin counts. In this case, the appropriate Rent characteristic corresponds to a hierarchical partitioning of the circuit graph, using a pin minimization criterion. We will refer to this characteristic as the partitioning Rent characteristic R p (G), with t p and p p the Rent parameters derived from it.
Hierarchical wirelength prediction techniques-estimation techniques based on a hierarchical partitioning of the layout substrate-can also be applied to placement strategies that do not correspond to Donath's placement model. For instance, most state of the art partitioning based placements incorporate many additional optimizations that do not preserve the original minimum-pin circuit partitioning tree. Some approaches (such as simulated annealing) do not apply hierarchical partitioning at all and result in more or less homogeneous or flat placements. For these cases, the Rent characteristic should also correspond to a hierarchical partitioning of the circuit layout resulting from a nested sequence of square grids imposed on it. However, this characteristic is no longer equal to the partitioning Rent characteristic, as it does not minimize module pincount. We will call it the layout partitioning Rent characteristic R lp (G). Clearly, for a placement that is generated strictly according to Donath's placement model, the partitioning and layout partitioning Rent characteristics are equal.
Finally, a different, non-hierarchical, class of wirelength estimation models [6] uses pin counts averaged over layout modules 2 with unconstrained positions, i.e. not limited to positions generated by a hierarchical layout partitioning. We will call this the (unconstrained) average layout Rent characteristic R al (G). The Rent parameters derived from the two layout Rent characteristics will be referred to as t lp , p lp and t al , p al , respectively.
III. THEORETICAL FRAMEWORK

A. Definitions
In this paper, we use the term layout medium to indicate the layout substrate, together with its properties and constraints. The term not only applies to silicon, but also to FPGAs as an implementation medium. We consider layout media with gate positions arranged into a D-dimensional isotropic grid, and a manhattan wirelength metric. Hence, the grid unit corresponds to the layout gate pitch. For D-dimensional hypercubes of a layout (i.e., square regions in the two dimensional case), the cube side w is also expressed in grid units, thus corresponding to the number of gates spanned by the hypercube in each direction. We will assume homogeneous placement algorithms that do not perform placement optimization for external pins. This implies that, on the average, gates with IO-terminals will be spread evenly across the layout medium instead of occurring preferentially near the boundary.
Our discussion is currently restricted to circuits containing only two-pin nets. The circuits are assumed to be statistically homogeneous and are further characterized by their number of gates G c and their partitioning Rent characteristic R p (G). The end points of this characteristic are (1, t G ), with t G denoting the average number of terminals per gate, and (G c , T ext ), where T ext is the number of circuit IO-pins, respectively. We can also derive the average number of internal pins per gate as:
The site density function D med ( ) of a layout medium represents the number of valid two-pin length-net placement sites [15] , [4] . We can similarly define the site density function D reg ( ) of a specific region of the layout medium. Furthermore, for each gate position g k in a layout medium, the local site density function D med (g k , ) is the number of gates at distance from g k . Similarly, D reg (g k , ) denotes the local site density function, restricted to a particular region reg.
The wirelength distribution N ( ) of a circuit layout created by a particular placement algorithm is the number of nets of length in that layout for each value of . The normalized wirelength distribution N ( ) is given by
N ( ) can be interpreted as the probability for a randomly selected net of the layout to have length [4] . As the border of the layout medium is expected to cause local variations in this probability, for each gate we define the local normalized wirelength distribution N (g k , ) as the probability for a wire connected to that gate to have length . In our theoretical model, we will use a very simple wirelength distribution estimation that is often described as the product of the site density function, and a function Q( ) which expresses the probability that a length-two-pin net placement site is actually occupied (occupancy probability).
Here, D D ( ) denotes the site density function of a Ddimensional infinite and isotropic layout medium. The factor D·pp−(D+1) in the occupancy probability Q( ) reflects the typical scaling behaviour of wirelength distributions in a Ddimensional placement medium, as a function of the partitioning Rent exponent p p and the layout dimension D. Basically, this expression is the same as the one used by Stroobandt in [13] , applied in a flat rather than a hierarchical way. Equation 5 also corresponds to the approximated version of Davis' wirelength distribution model [6] , [4] . Remember that this approximation does not take routing congestion into account. Hence, the length of a connection between two gates is the minimal routing distance, i.e. the manhattan distance between them.
B. Estimating layout Rent characteristics
In [5] a theoretical model was introduced to estimate the average number of terminals T , required to connect a region of a circuit layout with the rest of the circuit. However, that model does not consider the impact of the edges of the layout medium and, as a consequence, ignores the impact of the location of the region within the layout area. It also does not include the actual number of pins at the circuit boundary, i.e., region II of Rent's rule. We have now extended this model to include these effects for any single region. An entire Rent characteristic can then be calculated by averaging over all desired module positions. The derivation of this extended model is included in appendix II. The resulting expression for the average number of terminals T as a function of region size G (expressed as the number of unit-sized gates it contains) is
In this expression, D med,av ( ) is the weighted average site density function for the medium, reflecting the number of different regions of size G that include each medium gate position. Using this average is in fact an approximation but considerably eases the computational complexity of our model. Expression 6 captures the impact of the module selection (i.e., the position of the selected regions within the medium), as well as the shape of the modules and the layout medium. For N ( ), we will use experimental values (to validate the model itself), as well as Expression (5).
IV. EXPERIMENTAL SETUP
A. Benchmark circuits
To illustrate the differences between the three types of Rent characteristics defined in Section II, as well as to verify our theoretical model, we have conducted experiments on a set of 8 synthetic benchmark circuits and a number of industrial benchmarks from the ispd98 benchmark suite [2] . The synthetic benchmarks were generated by gnl, a research tool for synthetic benchmark generation [17] . Our main rationale for using synthetic benchmark circuits is the increased control over circuit parameters. First, the circuit size can be controlled exactly. We have chosen G c to be a power of 4, because in this case, all modules created for the layout partitioning Rent characteristic can be squares. As a consequence, these modules are a subset of the modules used for the unconstrained average layout Rent characteristic. Second, the complexity of the interconnection topology can be controlled by imposing a target partitioning Rent exponent. This will prove useful when investigating the relationship between the partitioning and average layout Rent parameters. Third, synthetic circuits can be made very homogeneous (in a statistical sense [19] ), and can be generated such that there is virtually no region II in the partitioning Rent characteristic. In this way, we can use benchmark circuits that very nearly satisfy all assumptions made in our theoretical model.
As our model is currently restricted to circuits that contain only two-pin nets, we have replaced all multi-pin nets in the benchmark circuits (both generated circuits as well as industrial ones) by multiple two-pin nets. Some basic circuit properties for all circuits are listed in Table II .
B. Layout generation
We have placed the test circuits on square layout media (128×128 for the synthetic benchmarks, approximately 95% area usage for industrial benchmarks) using three different placement algorithms, all of which try to minimize the total wire length of the internal nets. Again, in accordance with our model, external net lengths were not optimized and no routing was performed. Reported wirelength distributions and the average wirelengths derived from them reflect minimal lengths of internal nets only. Neither timing issues, nor routability issues such as congestion were considered during placement. The first placement was a flat placement by simulated annealing [10] (referred to as SA). We applied a slow cooling schedule (with a temperature factor of 0.98), and annealed to quite low temperatures so as to obtain near optimal results. For the second placement, we used Plato, a research tool that generates placements based on hierarchical quadrisection [18] . Finally, the circuits were placed with Qplace (version 5.0.55, incorporated in Cadence Silicon Ensemble DSM version 5.2), which is a hierarchical placement tool based on quadratic placement. The average wire lengths of the test circuits placed with all three placement algorithms are reported in Table II .
C. Validation of estimated wirelength distribution
Let us first consider the synthetic benchmark results. Amongst other things, Figure 3 shows the final wirelength distribution resulting from the SA placement algorithm, as well as the estimation in Eq. (5), for benchmark t5. The estimated average wirelengths for all benchmarks are shown in Table II . We can see that the flat wirelength approximation is rather good for the flat placement approach. Furthermore, Figure 3 shows that in this case, the experimental wirelength distribution appears to converge to the estimated values. We can therefore assume that the wirelength estimation model is quite accurate for very good homogeneous placements of very regular (homogeneous) circuits. For most benchmarks, the average wirelengths resulting from the other placement strategies are higher. Since the wirelength distribution model does not include the effect of suboptimal or inhomogeneous placements, we will not use it to estimate these values.
For the industrial benchmarks, the wirelength estimates are much worse. This can be caused partially by the fact that these circuits are far less homogeneous. More importantly, the wirelength distribution model uses Rent's rule as an approximation for the partitioning Rent characteristic. While this approximation was rather good for the synthetic benchmarks, for the industrial benchmarks the partitioning Rent characteristics show significant deviations from a power law (Figure 4) . Still, the homogeneous circuit model, based on Rent's rule, is the basis of most current wirelength estimations. Obviously, further research remains to be done in this area.
D. Extraction of Rent characteristics and Rent parameters
The partitioning Rent properties were measured by recursively bipartitioning the test circuits with hMetis [9] , a standard academic partitioning tool. For the unconstrained average layout Rent parameters, an average was taken over 500 randomly positioned regions for each module size. In all cases, logarithmic averaging was used for generating the Rent characteristics.
To obtain the Rent parameters t and p, we have used the automated fitting procedure described in appendix I. It detects the data points belonging to region I, and uses only these points for logarithmic fitting. The resulting parameter values for all benchmarks, all three types of Rent characteristics and all three placement algorithms are given in Table III and are discussed in the next sections.
V. DIFFERENCES BETWEEN PARTITIONING AND AVERAGE LAYOUT RENT CHARACTERISTICS
In this section we will focus on the relation between the partitioning and the average layout Rent characteristics for layouts resulting from a flat placement strategy. We return to Figure 4 , which compares the partitioning Rent characteristic and the average layout Rent characteristic resulting from placement with simulated annealing for benchmarks t5 and ibm06. This curve was also estimated from Eq. (6), once using the experimentally measured wirelength distribution, and once using the wirelength estimation given by Eq. (5) (also shown in Figure 4 ). Fitted average layout Rent parameters for both versions of the model are included in Table IV .
From Figure 4 and Table IV, we can conclude that there is a very good correspondence between model and experiment when the real wirelength distribution is used. Furthermore, even with a simple estimation for the wirelength distribution, the model results are still quite close to the experimental SA values, at least for the synthetic benchmarks. When comparing the experimental and model average layout Rent parameters, we should keep in mind that the result of a fitting procedure using a limited set of data points is very sensitive to the data values. This again illustrates that the reduction of an entire Rent characteristic to a two-parameter power law is an extremely rough approximation. The inaccuracy of the wirelength distribution model for the ispd98 benchmarks is reflected in a gross underestimation of the number of terminals for these circuits (by a factor ranging between 2 and 3 for large modules). From the experimental results, it is clear that the layout Rent characteristics not only exhibit higher T values than the partitioning Rent characteristics, they also correspond to higher values of p, as shown in table III.
Using a wirelength distribution estimation based on the circuit partitioning Rent characteristic, our theoretical model predicts the relationship between the partitioning and average layout Rent characteristics. However, as can be seen by the difference between both versions of the model, this prediction would benefit from improved wirelength distribution estimation techniques. Possible improvements include incorporating the impact of placement strategy and placement quality, as well as a more accurate circuit model. Figure 5 shows the average layout Rent exponents of all benchmarks for the annealing placement algorithm versus the partitioning Rent exponents. It turns out that, for high values of the partitioning Rent exponent, both exponents are almost equal. For low values of p p , however, p al appears to be bounded from below by a value that is somewhat above 0.5. In contrast to what has long been assumed, this trend is not merely the result of bad placement optimization. In fact, there exists a theoretical limit to the scaling behaviour of the average layout Rent characteristic (i.e., the Rent exponent), caused by the embedding of a circuit in a homogeneous, D-dimensional layout medium. Consider a (D-dimensional) square region in a circuit layout. In a good placement, any two gates that are connected are preferably placed close together, such that the connections between them are short. As a consequence, for very low values of the partitioning Rent exponent, almost all wires are very short or even of unit length. Hence, in this case, most external terminals for the layout region must belong to gates on or very close to the boundary of that region. Thus, the number of This lower bound can also be derived from our theoretical model, by assuming the best possible wirelength distribution that could appear for any circuit (and actually shows up for, e.g., a 2D gridded circuit or a string of gates):
It is clear that this wirelength distribution will also minimize the number of terminals emerging from any layout region. In this case, Equation (6) reduces to
Since for all but the largest region sizes, most region boundaries do not intersect with the medium boundaries, we can approximate this by
where 2D equals the number of neighbouring gates at distance 1 in a D-dimensional medium. This expression further reduces to
Because the second term in this equation is proportional to G the slope of the complete expression is never smaller than
D . Of course, in more realistic situations there are boundary effects for very small, as well as for very large modules. A detailed explanation for the former can be found in [5] . The latter is simply caused by the fixed number of external terminals in the circuit, which "pulls down" the high end of the average layout Rent characteristic. This effect, combined with the error margin of the fitting procedure, may cause fitted values of the average layout Rent parameter p al to turn out slightly below 1 − 1 D , in particular for small circuits or when there are few data points.
VI. IMPACT OF MODULE SELECTION AND PLACEMENT STRATEGY ON GEOMETRIC RENT CHARACTERISTICS
In our synthetic benchmarks, the circuit size is an exact power of 4. As a result, the regions for the layout partitioning Rent characteristic can be squares, just like the regions for the average layout Rent characteristic. Remember that in this case the difference between both characteristics lies only in the way modules are selected: the average layout Rent characteristic reflects an average over all possible region positions for a given region size; the layout partitioning Rent characteristic only uses a particular subset of these positions. The layout partitioning Rent characteristics for benchmarks t5 and ibm06 are also included in Figure 4 . They remain below the average layout Rent characteristics. Furthermore, region II is now extended to lower values of the module size, making the location of a region I of Rent's rule even more difficult. The cause of these effects is the averaging for each region size over a very specific subset of all regions. A larger fraction of the regions now have boundaries that partly intersect with the medium boundary (periferic regions). Since very few nets actually cross the medium boundary (i.e., only the nets connected to external terminals), such regions will, on the average, exhibit fewer terminals. Furthermore, the fraction of periferic regions increases rapidly for increasing region sizes, making their impact ever more pronounced. From the model results ( Figure 4 and Table III), we can conclude that our model largely captures the differences between the average layout and layout partitioning Rent characteristics. Hence, it can be used as a "bridge" between the three Rent characteristics discussed in this paper. Figure 6 shows the impact of the placement strategy on both types of geometric Rent characteristics for benchmark t5. The quality of the three placements, as expressed by the resulting average wirelengths, is reflected in the relative positions of the average layout Rent characteristics. Still, all three curves are very close together, and their general shape seems to be largely independent of the placement strategy. As can be seen in Figure  6 , the impact of placement strategy is much more pronounced in the layout partitioning Rent characteristics. In particular, the curve resulting from placement with Plato is now far below the other curves. This is because Plato is a strongly hierarchical, partitioning based placement tool. In an initial stage, a global placement is created by recursively bipartitioning the netlist, as well as the layout medium. At each level, modules are optimally assigned to layout regions. For the circuit partitionings, only minimal imbalance between module sizes is tolerated. After this stage, overlapping cells may exist. In subsequent stages, any existing cell overlap is removed and the placement is further optimized, using a fast, greedy optimization approach. In this placement algorithm, the global placement step imposes an almost regular grid on the layout. This grid is never completely eliminated in the subsequent optimization stages, and therefore has an impact on the final placement quality. Figure 7 shows the net-cut profiles, representing the number of nets that are cut when intersecting the layout at different positions, for all three placements of circuit t5. For the Plato placement, this profile clearly reflects the hierarchical partitioning levels. In contrast, the fluctuations in the SA profile are irregular. The curve shows, on the average, lower cut values. When measuring the partitioning Rent characteristic, a regular partitioning grid is imposed on the circuit layout. For the Plato placement, these grid boundaries will generally be close to the original optimized cuts from the global placement stage. Detailed placement deforms the placement grid, such that perfect alignment becomes impossible. However, the grid misalignment is small, explaining why the placement Rent characteristic after detailed placement is still much lower than the one for the SA-placed circuit. Although Qplace is also a hierarchical placement tool, the grid structure imposed on the layout is less regular. Furthermore, the original partitioning grid is partially eliminated by subsequent optimizations. Therefore, the impact of the original placement grid on the layout partitioning Rent characteristic is not large. In general, we can conclude that the layout partitioning Rent characteristic can be strongly influenced by the placement strategy. In contrast to the average layout Rent characteristic, it sometimes correlates badly with placement quality.
VII. CONCLUSIONS
In this paper, we have pointed out that for a given circuit, modules required to estimate a Rent characteristic can be generated in many different ways. They all result in different Rent characteristics and estimated Rent parameters. In particular, the distinction was made between topological Rent characteristics, where modules are generated directly from the topology of the circuit graph, and geometric Rent characteristics, based on modules that correspond to regions from a circuit layout.
Out of this broad range of possibilities, we have chosen to study the (topological) partitioning Rent characteristic on the one hand, and the (geometric) average layout and layout partitioning Rent characteristics on the other. Both layout-based curves were found to show higher pin counts, mainly due to their geometric nature, that reflects the embedding of a circuit in a Ddimensional layout medium. We have shown that there exists a fundamental lower bound to the scaling behaviour of the average layout Rent characteristic, as a function of the dimension of the layout medium. The layout partitioning Rent characteristic is slightly below the average layout one, because of the higher relative importance of periferic modules.
The geometric Rent characteristics were also estimated using a new theoretical model. This model supposes a homogeneous or flat placement strategy, and currently applies to circuits with only two-pin connections. When using experimentally measured simulated annealing wirelength distributions, model results are very good. Even with a very basic estimation for the wirelength distribution, results are still pretty close for homogeneous, synthetic circuits, but not for industrial circuits. Obviously, more accurate wirelength distribution estimations would improve these results. In particular, such estimations should incorporate different types of optimality of the placement algorithm, as well as a more accurate description of circuit interconnect topology. Since the estimated value of the region I Rent exponent has a significant impact on the average wirelength estimation from Eq. (5), it is important to give an indication of the fitting procedure when reporting such estimations. Obviously, the essential part in such a procedure is the selection of data points that belong to region I. The basic concept of our procedure is the intuitive notion that region I usually includes the central range (on a logarithmic scale) of module sizes in the Rent characteristic. Since our procedure operates fully in the logarithmic domain, all comparative indications, as well as the best fits in the description below should be interpreted logarithmically. Using the notation R 1 = (G 1 , T 1 ), · · · , R n = (G n , T n ) for the data points in the Rent characteristic, the procedure is summarized in Figure 8 .
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In this procedure, the first fit is based on the assumption that the central point is in the middle of region I. From this fit, a new estimation for the middle of region I is obtained. This results in a new fit, that serves to select the final region I data points, on which the final region I fit is based. The values of the error margins M 1 and M 2 were empirically optimized (in this case 10% and 2%, respectively). Figure 9 shows, for benchmark ibm07, the partitioning Rent characteristic, the initial and corrected midpoints R a and R b , the final selection of data points belonging to region I and the Rent's rule fit. 
II. MODEL DERIVATION
A. Number of terminals for a single module
For a given layout region, let T int be the number of terminals used for connections between gates inside the region (internal terminals). The relation between T , the number of terminals for the region, and T int is given by
The value of G is the number of gates in the region. T int can be calculated as the sum of the internal terminals T int,g k for each gate g k in the region (internal gate):
where P g k {int} is the probability that a terminal connected to gate g k is internal to the region. We can further decompose Equation (12) as follows:
In this equation, P g k {length = } is the local normalized wirelength distribution N (g k , ) at gate g k . This is the probability that a wire, connected to a terminal of gate g k , has length . P g k {int|length = } is the probability that a wire of length , connected to a terminal of gate g k , is connected to another internal terminal. This probability equals the local site density of gate g k in the region, divided by the local site density of gate g k in the layout medium. We can now calculate T int :
Finally, combining (14) and (11), Equation (15) shows the final expression for T :
The calculation of the local site density functions in Equation (15) is relatively easy for square or rectangular regions (e.g., using the techniques proposed in [16] ). However, note that this is not restrictive: our model can be applied to regions of any given shape. Experiments indicate that, to alleviate the computational complexity of this model, the local wirelength distributions N (g k , ) can be approximated by the global wirelength distribution N ( ) with very little impact on the results. N ( ) can either be the real measured normalized wirelength distribution (for evaluation purposes), or one of the many existing estimations.
B. Average over all modules considered
A layout Rent characteristic is an average relationship between the number of terminals of a layout region and the number of gates in that region. Depending on the type of layout Rent characteristic, the averaging is done over a well-defined subset of regions of a given shape. Such curves can be estimated from our model, by taking the average of Equation (15) over all specified region positions pos i , for regions of the required shape, and this for each possible region size:
